Digital Design : With......HDL
Material type:
TextPublication details: Pearson Pub 2013ISBN: - 9788131794746
- 621.395 MAN-D
| Item type | Current library | Collection | Call number | URL | Status | Date due | Barcode | |
|---|---|---|---|---|---|---|---|---|
Reference Book
|
Amity Central Library ASET ECE | Reference | 621.395 MAN-D (Browse shelf(Opens below)) | Link to resource | Not For Loan | 20459 | ||
Books
|
Amity Central Library ASET ECE | 621.395 MAN-D (Browse shelf(Opens below)) | Link to resource | Available | 20460 | |||
|
Books
|
Amity Central Library ASET ECE | 621.395 MAN-D (Browse shelf(Opens below)) | Link to resource | Available | 20461 | |||
|
Books
|
Amity Central Library ASET ECE | 621.395 MAN-D (Browse shelf(Opens below)) | Link to resource | Available | 20462 | |||
|
Books
|
Amity Central Library ASET ECE | 621.395 MAN-D (Browse shelf(Opens below)) | Link to resource | Available | 20463 | |||
|
Books
|
Amity Central Library ASET ECE | 621.395 MAN-D (Browse shelf(Opens below)) | Link to resource | Available | 20466 | |||
|
Books
|
Amity Central Library ASET ECE | 621.395 MAN-D (Browse shelf(Opens below)) | Link to resource | Available | 20467 | |||
|
Books
|
Amity Central Library ASET ECE | 621.395 MAN-D (Browse shelf(Opens below)) | Link to resource | Available | 20468 |
Browsing Amity Central Library shelves, Shelving location: ASET ECE Close shelf browser (Hides shelf browser)
|
|
|
|
|
|
|
||
| 621.395 MAN-D Digital Design : With......HDL | 621.395 MAN-D Digital Design : With......HDL | 621.395 MAN-D Digital Design : With......HDL | 621.395 MAN-D Digital Design : With......HDL | 621.395 MAN-D Digital Design : With......HDL | 621.395 MAN-D Digital Design : With......HDL | 621.395 PAR-V VLSI Degital Signal Processing Systems : Design and Implementation |
Chapter 1: Digital Systems and Binary Numbers
Chapter 2: Boolean Algebra and Logic Gates
Chapter 3: Gate-Level Minimization
Chapter 4: Combinational Logic
Chapter 5: Synchronous Sequential Logic
Chapter 6: Registers and Counters
Chapter 7: Memory and Programmable Logic
Chapter 8: Design at the Register Transfer Level
Chapter 9: Asynchronous Sequential Logic
Chapter 10: Digital Integrated Circuits
Chapter 11: Laboratory Experiments with Standard ICs and FPGAs
Chapter 12: Standard Graphic Symbols
There are no comments on this title.
Log in to your account to post a comment.